MEMORY
Unbuffered

4 M × 64 BIT
HYPER PAGE MODE DRAM SO DIMM

MB8504E064AA-60/-70/-60L/-70L

Unbuffered, 4 M × 64 Bit Hyper Page Mode SO DIMM, 3.3 V, 1-bank, 4 KR

■ DESCRIPTION

The Fujitsu MB8504E064AA is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of sixteen MB81V16405A devices. The MB8504E064AA is optimized for those applications requiring small size package, low power consumption, enhanced performance. The operation and electrical characteristics of the MB8504E064AA are the same as the MB81V16405A which features hyper page mode (EDO) operation. For ease of memory expansion, the MB8504E064AA is offered in an 144-pin Small Outline Dual In-line Memory Module package (SO DIMM).

■ PRODUCT LINE & FEATURES

Parameter		MB8504E064AA			
		-60	**-60L**	**-70**	**-70L**
$\overline{\text{RAS}}$ Access Time		60 ns max.		70 ns max.	
Random Cycle Time		104 ns min.		125 ns min.	
Address Access Time		30 ns max.		35 ns max.	
$\overline{\text{CAS}}$ Access Time		15 ns max.		17 ns max.	
Hyper Page Mode Cycle Time		25 ns min.		30 ns min.	
Power Dissipation	Operating Mode	4608 mW		4032 mW	
	Standby Mode	115.2 mW	57.6 mW	115.2 mW	57.6 mW

- Conformed to 144-pin SO DIMM JEDEC standard
- Organization : 4,194,304 words × 64 bits
- Module Size : 1.50" (height) × 2.66" (length)
  × 0.15" (thickness)
- Memory : MB81V16405A (4 M × 4, 4 K ref., 3.3 V)
  16 pcs
- 3.3 V ± 0.3 V Supply Voltage
- 4,096 Refresh Cycles / 65.6 ms

- Hyper Page Operation (EDO)
- Serial Presence Detect
- $\overline{\text{RAS}}$-Only Refresh / $\overline{\text{CAS}}$-before-$\overline{\text{RAS}}$ Refresh

MB8504E064AA-60/-70/-60L/-70L

■ **PACKAGE**

144-pin plastic SO DIMM (socket type)

(MDS-144P-P05)

Package and Ordering Information

– 144-pin SO DIMM, order as MB8504E064AA-××DG (DG = Gold Pad)

MB8504E064AA-60/-70/-60L/-70L

■ PIN ASSIGNMENTS

Pin No.	MB8504E064AA	Pin No.	MB8504E064AA	Pin No.	MB8504E064AA	Pin No.	MB8504E064AA
1	V_{SS}	37	DQ_8	73	$\overline{OE}$	109	A_9
2	V_{SS}	38	DQ_{40}	74	N.C.	110	N.C.
3	DQ_0	39	DQ_9	75	V_{SS}	111	A_{10}
4	DQ_{32}	40	DQ_{41}	76	V_{SS}	112	N.C.
5	DQ_1	41	DQ_{10}	77	N.C.	113	V_{CC}
6	DQ_{33}	42	DQ_{42}	78	N.C.	114	V_{CC}
7	DQ_2	43	DQ_{11}	79	N.C.	115	$\overline{CAS}_2$
8	DQ_{34}	44	DQ_{43}	80	N.C.	116	$\overline{CAS}_6$
9	DQ_3	45	V_{CC}	81	V_{CC}	117	$\overline{CAS}_3$
10	DQ_{35}	46	V_{CC}	82	V_{CC}	118	$\overline{CAS}_7$
11	V_{CC}	47	DQ_{12}	83	DQ_{16}	119	V_{SS}
12	V_{CC}	48	DQ_{44}	84	DQ_{48}	120	V_{SS}
13	DQ_4	49	DQ_{13}	85	DQ_{17}	121	DQ_{24}
14	DQ_{36}	50	DQ_{45}	86	DQ_{49}	122	DQ_{56}
15	DQ_5	51	DQ_{14}	87	DQ_{18}	123	DQ_{25}
16	DQ_{37}	52	DQ_{46}	88	DQ_{50}	124	DQ_{57}
17	DQ_6	53	DQ_{15}	89	DQ_{19}	125	DQ_{26}
18	DQ_{38}	54	DQ_{47}	90	DQ_{51}	126	DQ_{58}
19	DQ_7	55	V_{SS}	91	V_{SS}	127	DQ_{27}
20	DQ_{39}	56	V_{SS}	92	V_{SS}	128	DQ_{59}
21	V_{SS}	57	N.C.	93	DQ_{20}	129	V_{CC}
22	V_{SS}	58	N.C.	94	DQ_{52}	130	V_{CC}
23	$\overline{CAS}_0$	59	N.C.	95	DQ_{21}	131	DQ_{28}
24	$\overline{CAS}_4$	60	N.C.	96	DQ_{53}	132	DQ_{60}
25	$\overline{CAS}_1$	61	N.C.	97	DQ_{22}	133	DQ_{29}
26	$\overline{CAS}_5$	62	N.C.	98	DQ_{54}	134	DQ_{61}
27	V_{CC}	63	V_{CC}	99	DQ_{23}	135	DQ_{30}
28	V_{CC}	64	V_{CC}	100	DQ_{55}	136	DQ_{62}
29	A_0	65	N.C.	101	V_{CC}	137	DQ_{31}
30	A_3	66	N.C.	102	V_{CC}	138	DQ_{63}
31	A_1	67	$\overline{WE}$	103	A_6	139	V_{SS}
32	A_4	68	N.C.	104	A_7	140	V_{SS}
33	A_2	69	$\overline{RAS}_0$	105	A_8	141	SDA
34	A_5	70	N.C.	106	A_{11}	142	SCL
35	V_{SS}	71	N.C.	107	V_{SS}	143	V_{CC}
36	V_{SS}	72	N.C.	108	V_{SS}	144	V_{CC}

MB8504E064AA-60/-70/-60L/-70L

■ PIN DESCRIPTIONS

Symbol	Function	Input/Output	Pin Count
A_0 to A_{11}	Address Input	Input	12
$\overline{RAS}_0$	Row Address Strobe	Input	1
$\overline{CAS}_0$ to $\overline{CAS}_7$	Column Address Strobe	Input	8
$\overline{WE}$	Write Enable	Input	1
$\overline{OE}$	Output Enable	Input	1
DQ_0 to DQ_{63}	Data-input/Data-output	Input/Output	64
SCL	Serial PD Clock	Iutput	1
SDA	Serial PD I/O	Input/Output	1
V_{CC}	Power Supply	—	18
V_{SS}	Ground	—	18
N.C.	No Connection	—	19

MB8504E064AA-60/-70/-60L/-70L

Fig.1 – BLOCK DIAGRAM

MB8504E064AA-60/-70/-60L/-70L

■ SERIAL PRESENCE DETECT (SPD) TABLE

Byte	Function Described		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Number of Bytes Used by Module Manufacturer	14 Bytes	0	0	0	0	1	1	1	0
1	Total SPD Memory Size	256 Bytes	0	0	0	0	1	0	0	0
2	Memory Type	EDO	0	0	0	0	0	0	1	0
3	Number of Row Addresses	12 Addresses	0	0	0	0	1	1	0	0
4	Number of Column Addresses	10 Addresses	0	0	0	0	1	0	1	0
5	Number of Banks	1 Bank	0	0	0	0	0	0	0	1
6	Module Data Width (1)	64 Bits	0	1	0	0	0	0	0	0
7	Module Data Width (2)	+0 Bits	0	0	0	0	0	0	0	0
8	Module Interface Levels	LVTTL	0	0	0	0	0	0	0	1
9	$\overline{RAS}$ Access Time (t_{RAC})	60 ns	0	0	1	1	1	1	0	0
		70 ns	0	1	0	0	0	1	1	0
10	$\overline{CAS}$ Access Time (t_{CAC})	15 ns	0	0	0	0	1	1	1	1
		17 ns	0	0	0	1	0	0	0	1
11	Module Configuration Type (Parity or ECC or None)	None	0	0	0	0	0	0	0	0
12	Refresh Rate / Type	Normal	0	0	0	0	0	0	0	0
		Low Power, Self Refresh	1	0	0	0	0	0	1	1
13	DRAM Width	×4	0	0	0	0	0	1	0	0
14	Error Checking DRAM Data Width	None	0	0	0	0	0	0	0	0
15 to 31	Reserved for Future Offerings	—	—	—	—	—	—	—	—	—
32 to 63	Superset Information	—	—	—	—	—	—	—	—	—
64 to 127	Manufacturer's Information	—	—	—	—	—	—	—	—	—
128 to 255	Unused Storage Locations	—	—	—	—	—	—	—	—	—

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

MB8504E064AA-60/-70/-60L/-70L

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	−0.5 to +4.6	V
Input Voltage	V_{IN}	−0.5 to +4.6	V
Output Voltage	V_{OUT}	−0.5 to +4.6	V
Short Circuit Output Current	I_{OUT}	−50 to +50	mA
Power Dissipation	P_D	16	W
Storage Temperature	T_{STG}	−55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{CC}	3.0	3.0	3.6	V
Ground	V_{SS}	—	0	—	V
Input High Voltage, All Inputs	V_{IH}	2.0	—	V_{CC} + 0.3 V	V
Input Low Voltage, All Inputs*	V_{IL}	−0.3	—	0.8	V
Ambient Temperature	T_A	0	—	70	°C

Note: * Undershoots of up to −2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

(T_A = 25°C, f = 1 MHz, V_{CC} = +3.3 V)

Parameter		Symbol	Min.	Max.	Unit
Input Capacitance	A_0 to A_{11}	C_{IN1}	—	109	pF
	$\overline{RAS_0}$	C_{IN2}	—	97	pF
	$\overline{CAS_0}$ to $\overline{CAS_7}$	C_{IN3}	—	20	pF
	$\overline{WE}$	C_{IN4}	—	103	pF
	$\overline{OE}$	C_{IN5}	—	96	pF
	SCL	C_{IN6}	—	7	pF
I/O Capacitance	DQ_0 to DQ_{63}	C_{DQ}	—	15	pF
	SDA	C_{SDA}	—	7	pF

MB8504E064AA-60/-70/-60L/-70L

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter Notes		Symbol	Condition	Min.	Max. -60/-70	Max. -60L/-70L	Unit
Output High Voltage *1		V_{OH}	$I_{OH} = -2.0$ mA	2.4	—		V
Output Low Voltage *1		V_{OL}	$I_{OL} = 2.0$ mA	—	0.4		V
Input Leakage Current	$\overline{CAS}$	$I_{I(L)}$	0 V $\leq V_{IN} \leq V_{CC}$, 3.0 V $\leq V_{CC} \leq 3.6$ V, $V_{SS} = 0$ V, all other pins not under test $= 0$ V	−20	20		μA
	Others			−80	80		
Output Leakage Current		$I_{O(L)}$	0 V $\leq V_{OUT} \leq V_{CC}$, 3.0 V $\leq V_{CC} \leq 3.6$ V Data out disabled	−10	10		μA
Operating Current (Average Power Supply Current) *2	MB8504E064AA-60/-60L	I_{CC1}	$\overline{RAS}$ & $\overline{CAS}$ cycling, $t_{RC} =$ min	—	1280		mA
	MB8504E064AA-70/-70L			—	1120		
Standby Current (Power Supply Current) *2	TTL Level	I_{CC2}	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	32	16	mA
	CMOS Level		$\overline{RAS} = \overline{CAS} \geq V_{CC} -0.2$ V	—	16	2.4	
Refresh Current #1 (Average Power Supply Current) *2	MB8504E064AA-60/-60L	I_{CC3}	$\overline{CAS} = V_{IH}$, $\overline{RAS} =$ cycling, $t_{RC} =$ min	—	1280		mA
	MB8504E064AA-70/-70L			—	1120		
Hyper Page Mode Current *2	MB8504E064AA-60/-60L	I_{CC4}	$\overline{RAS} = V_{IL}$, $\overline{CAS} =$ cycling, $t_{HPC} =$ min	—	1440		mA
	MB8504E064AA-70/-70L			—	1280		
Refresh Current #2 (Average Power Supply Current) *2	MB8504E064AA-60/-60L	I_{CC5}	$\overline{RAS}$ cycling, $\overline{CAS}$-before-$\overline{RAS}$, $t_{RC} =$ min	—	1280		mA
	MB8504E064AA-70/-70L			—	1120		
Battery Backup Current (Average Power Supply Current) *2	MB8504E064AA-60/-70	I_{CC6}	$\overline{RAS}$ cycling, $\overline{CAS}$-before-$\overline{RAS}$, $t_{RAS} =$ min to 300 ns $V_{IH} \geq V_{CC} -0.2$ V, $V_{IL} \leq 0.2$ V, $t_{RC} = 16$ μs	—	16	—	mA
	MB8504E064AA-60L/-70L		$\overline{RAS}$ cycling, $\overline{CAS}$-before-$\overline{RAS}$, $t_{RAS} =$ min to 300 ns $V_{IH} \geq V_{CC} -0.2$ V, $V_{IL} \leq 0.2$ V, $t_{RC} = 32$ μs	—	—	4.8	mA
Refresh Current #3 (Average Power Supply Current)		I_{CC9}	Self-Refresh;	—	—	4	mA

Notes: *1. Referenced to V_{SS}.

*2. I_{CC} depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V.

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

I_{CC2} is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V. I_{CC6} is measured on condition that all address signals are fixed steady state.

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)   Notes 1, 2, 3

No.	Parameter	Notes	Symbol	MB8504E064AA-60/-60L		MB8504E064AA-70/-70L		Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh	-60/-70	t_{REF}	—	65.6	—	65.6	ms
		-60L/-70L		—	128	—	128	ms
2	Random Read/Write Cycle Time		t_{RC}	104	—	124	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	138	—	162	—	ns
4	Access Time from $\overline{RAS}$	*4,7	t_{RAC}	—	60	—	70	ns
5	Access Time from $\overline{CAS}$	*5,7	t_{CAC}	—	15	—	17	ns
6	Column Address Access Time	*6,7	t_{AA}	—	30	—	35	ns
7	Output Hold Time		t_{OH}	3	—	3	—	ns
8	Output Hold Time from $\overline{CAS}$		t_{CHC}	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	*8	t_{OFF}	—	15	—	17	ns
11	Output Buffer Turn Off Delay Time from $\overline{RAS}$	*8	t_{OFR}	—	15	—	17	ns
12	Output Buffer Turn Off Delay Time from $\overline{WE}$	*8	t_{WEZ}	—	15	—	17	ns
13	Transition Time		t_T	1	50	1	50	ns
14	$\overline{RAS}$ Precharge Time		t_{RP}	40	—	50	—	ns
15	$\overline{RAS}$ Pulse Width		t_{RAS}	60	100000	70	100000	ns
16	$\overline{RAS}$ Hold Time		t_{RSH}	15	—	17	—	ns
17	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		t_{CRP}	5	—	5	—	ns
18	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*9,10	t_{RCD}	14	45	14	53	ns
19	$\overline{CAS}$ Pulse Width		t_{CAS}	10	—	13	—	ns
20	$\overline{CAS}$ Hold Time		t_{CSH}	40	—	50	—	ns
21	$\overline{CAS}$ Precharge Time (Normal)	*17	t_{CPN}	10	—	10	—	ns
22	Row Address Setup Time		t_{ASR}	0	—	0	—	ns
23	Row Address Hold Time		t_{RAH}	10	—	10	—	ns
24	Column Address Setup Time		t_{ASC}	0	—	0	—	ns
25	Column Address Hold Time		t_{CAH}	10	—	10	—	ns
26	Column Address Hold Time from $\overline{RAS}$		t_{AR}	24	—	24	—	ns
27	$\overline{RAS}$ to Column Address Delay Time	*11	t_{RAD}	12	30	12	35	ns
28	Column Address to $\overline{RAS}$ Lead Time		t_{RAL}	30	—	35	—	ns
29	Column Address to $\overline{CAS}$ Lead Time		t_{CAL}	23	—	28	—	ns
30	Read Command Setup Time		t_{RCS}	0	—	0	—	ns
31	Read Command Hold Time Referenced to $\overline{RAS}$	*12	t_{RRH}	0	—	0	—	ns

(Continued)

MB8504E064AA-60/-70/-60L/-70L

No.	Parameter	Notes	Symbol	MB8504E064AA-60/-60L		MB8504E064AA-70/70L		Unit
				Min.	Max.	Min.	Max.	
32	Read Command Hold Time Referenced to $\overline{CAS}$	*12	t_{RCH}	0	—	0	—	ns
33	Write Command Setup Time	*13,18	t_{WCS}	0	—	0	—	ns
34	Write Command Hold Time		t_{WCH}	10	—	10	—	ns
35	Write Command Hold Time from $\overline{RAS}$		t_{WCR}	24	—	24	—	ns
36	$\overline{WE}$ Pulse Width		t_{WP}	10	—	10	—	ns
37	Write Command to $\overline{RAS}$ Lead Time		t_{RWL}	15	—	17	—	ns
38	Write Command to $\overline{CAS}$ Lead Time		t_{CWL}	10	—	13	—	ns
39	DIN Setup Time		t_{DS}	0	—	0	—	ns
40	DIN Hold Time		t_{DH}	10	—	10	—	ns
41	Data Hold Time from $\overline{RAS}$		t_{DHR}	24	—	24	—	ns
42	$\overline{RAS}$ to $\overline{WE}$ Delay Time	*18	t_{RWD}	77	—	89	—	ns
43	$\overline{CAS}$ to $\overline{WE}$ Delay Time	*18	t_{CWD}	32	—	36	—	ns
44	Column Address to $\overline{WE}$ Delay Time	*18	t_{AWD}	47	—	54	—	ns
45	$\overline{RAS}$ Precharge Time to $\overline{CAS}$ Active Time (Refresh Cycles)		t_{RPC}	5	—	5	—	ns
46	$\overline{CAS}$ Setup Time (C-B-R Refresh)		t_{CSR}	0	—	0	—	ns
47	$\overline{CAS}$ Hold Time (C-B-R Refresh)		t_{CHR}	10	—	12	—	ns
48	Access Time from $\overline{OE}$	*7	t_{OEA}	—	15	—	17	ns
49	Output Buffer Turn Off Delay from $\overline{OE}$	*8	t_{OEZ}	—	15	—	17	ns
50	$\overline{OE}$ to $\overline{RAS}$ Lead Time for Valid Data		t_{OEL}	10	—	10	—	ns
51	$\overline{OE}$ to $\overline{CAS}$ Lead Time		t_{COL}	5	—	5	—	ns
52	$\overline{OE}$ Hold Time Referenced to $\overline{WE}$	*14	t_{OEH}	5	—	5	—	ns
53	$\overline{OE}$ to Data in Delay Time		t_{OED}	15	—	17	—	ns
54	$\overline{RAS}$ to Data in Delay Time		t_{RDD}	15	—	17	—	ns
55	$\overline{CAS}$ to Data in Delay Time		t_{CDD}	15	—	17	—	ns
56	DIN to $\overline{CAS}$ Delay Time	*15	t_{DZC}	0	—	0	—	ns
57	DIN to $\overline{OE}$ Delay Time	*15	t_{DZO}	0	—	0	—	ns
58	$\overline{OE}$ Precharge Time		t_{OEP}	8	—	8	—	ns
59	$\overline{OE}$ Hold Time Referenced to $\overline{CAS}$		t_{OECH}	10	—	10	—	ns
60	$\overline{WE}$ Precharge Time		t_{WPZ}	8	—	8	—	ns
61	$\overline{WE}$ to Data in Delay Time		t_{WED}	15	—	17	—	ns
62	Hyper Page Mode $\overline{RAS}$ Pulse Width		t_{RASP}	—	100000	—	100000	ns

(Continued)

MB8504E064AA-60/-70/-60L/-70L

(Continued)

No.	Parameter	Notes	Symbol	MB8504E064AA-60/-60L		MB8504E064AA-70/-70L		Unit
				Min.	**Max.**	**Min.**	**Max.**	
63	Hyper Page Mode Read/Write Cycle Time		t_{HPC}	25	—	30	—	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		t_{HPRWC}	69	—	79	—	ns
65	Access Time from $\overline{CAS}$ Precharge	*7,16	t_{CPA}	—	35	–	40	ns
66	Hyper Page Mode $\overline{CAS}$ Precharge Time		t_{CP}	10	—	10	—	ns
67	Hyper Page Mode $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge		t_{RHCP}	35	—	40	—	ns
68	Hyper Page Mode $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time	*18	t_{CPWD}	52	—	59	—	ns
69	$\overline{RAS}$ Pulse Width (Self Refresh)	*19	t_{RASS}	100	—	100	—	μs
70	$\overline{RAS}$ Precharge Time (Self Refresh)	*19	t_{RPS}	104	—	124	—	ns
71	$\overline{CAS}$ Hold Time (Self Refresh)	*19	t_{CHS}	–50	—	–50	—	ns

MB8504E064AA-60/-70/-60L/-70L

Notes: *1.   An initial pause ($\overline{RAS}$ = $\overline{CAS}$ = V_{IH}) of 200 μs is required after power-up followed by any eight $\overline{RAS}$-only cycles or eight $\overline{CAS}$-before-$\overline{RAS}$ refresh cycles ($\overline{WE}$ = V_{IH}) before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight $\overline{CAS}$-before-$\overline{RAS}$ initialization cycles are required instead of eight $\overline{RAS}$ cycles.

    *2.   AC characteristics assume t_T = 2 ns.

    *3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).

    *4.   Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} and/or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown.

    *5.   If $t_{RCD} \geq t_{RCD}$ (max), $t_{RAD} \geq t_{RAD}$ (max), and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC}.

    *6.   If $t_{RAD} \geq t_{RAD}$ (max) and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA}.

    *7.   Measured with a load equivalent to two TTL loads and 100 pF.

    *8. t_{OFF}, t_{OEZ}, t_{OFR} and t_{WEZ} are specified that output buffer change to high-impedance state.

    *9.   Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

  *10. t_{RCD} (min) = t_{RAH} (min) + 2t_T + t_{ASC} (min).

  *11.   Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

  *12.   Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

  *13. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}$ (min) the data output pin will remain High-Z state through entire cycle.

  *14.   Assumes that $t_{WCS} < t_{WCS}$ (min).

  *15.   Either t_{DZC} or t_{DZO} must be satisfied.

  *16. t_{CPA} is access time from the selection of a new column address (caused by changing $\overline{CAS}$ from "L" to "H"). Therefore, if t_{CP} becomes long, t_{CPA} also becomes longer than t_{CPA} (max).

  *17.   Assumes $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle.

  *18. t_{WCS}, t_{CWD}, t_{RWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and D_{OUT} pin will maintain high-impedance state thoughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), $t_{AWD} \geq$ t_{AWD} (min), and $t_{CPWD} \geq t_{CPWD}$ (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the D_{OUT} pin, and write operation can be executed by satisfying t_{RWL}, t_{CWL}, t_{RAL} and t_{CAL} specifications.

  *19.   Assumes that Self Refresh.

  *Source: See MB81V16405A Data Sheet for details on the electricals.

MB8504E064AA-60/-70/-60L/-70L

■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD.

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA_0, SA_1, SA_2 (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA_0, SA_1, SA_2) are driven to V_{SS} on the module.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION

Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.2 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.

Fig.2 – START AND STOP CONDITIONS

SCL

SDA

START

STOP

START = High to Low transition of SDA state when SCL is High
STOP = Low to High transition of SDA state when SCL is High

MB8504E064AA-60/-70/-60L/-70L

ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.

SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.3 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices –namely up to eight modules– on the bus. The eight addresses for eight SPD devices are defined by the state of the SA_0, SA_1 and SA_2 inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to V_{SS} on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When $R/\overline{W}$ bit is "1", a read operation is selected, when $R/\overline{W}$ bit is "0", a write operation is selected.

Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0, SA_1, and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the $R/\overline{W}$ bit, the SPD will execute a read or write operation.

Fig.3 – SLAVE ADDRESS

| DEVICE TYPE IDENTIFIER				DEVICE ADDRESS			
1	0	1	0	SA_2	SA_1	SA_0	$R/\overline{W}$

3. READ OPERATIONS

CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/$\overline{W}$ bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.

Fig.4 – CURRENT ADDRESS READ

RANDOM READ

Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/$\overline{W}$ bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/$\overline{W}$ bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.

Fig.5 – RANDOM READ

MB8504E064AA-60/-70/-60L/-70L

SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.6 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.

Fig.6 – SEQUENTIAL READ

4. DC CHARACTERISTICS

Parameter	Note	Test Condition	Symbol	Min.	Max.	Unit
Input Leakage Current		$0\ V \le V_{IN} \le V_{CC}$	S_{ILI}	−10	10	μA
Output Leakage Current		$0\ V \le V_{OUT} \le V_{CC}$	S_{ILO}	−10	10	μA
Output Low Voltage	*1	$I_{OL} = 3.0\ mA$	S_{VOL}	—	0.4	V

Note: *1 Referenced to V_{SS}.

MB8504E064AA-60/-70/-60L/-70L

5. AC CHARACTERISTICS

No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	f_{SCL}	0	100	kHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	T_I	—	100	ns
3	SCL Low to SDA Data Out Valid	t_{AA}	0.3	3.5	μs
4	Time the Bus Must Be Free before a New Transmission Can Start	t_{BUF}	4.7	—	μs
5	Start Condition Hold Time	$t_{HD:STA}$	4.0	—	μs
6	Clock Low Period	t_{LOW}	4.7	—	μs
7	Clock High Period	t_{HIGH}	4.0	—	μs
8	Start Condition Setup Time	$t_{SU:STA}$	4.7	—	μs
9	Data In Hold Time	$t_{HD:DAT}$	0	—	μs
10	Data In Setup Time	$t_{SU:DAT}$	250	—	ns
11	SDA and SCL Rise Time	t_R	—	1	μs
12	SDA and SCL Fall Time	t_F	—	300	ns
13	Stop Condition Setup Time	$t_{SU:STO}$	4.7	—	μs
14	Data Out Hold Time	t_{DH}	100	—	ns
15	Write Cycle Time	t_{WR}	—	15	ms

Fig.7 – TIMING WAVEFORM

MB8504E064AA-60/-70/-60L/-70L

■ **PACKAGE DIMENSION**

144-pin plastic SO DIMM (socket type)
　　　　(MDS-144P-P05)

67.60±0.13(2.661±.005)

3.80(.150)MAX

38.10±0.13
(1.500±.005)

4.00±0.10
(.157±.004)

20.00±0.10
(.787±.004)

"A"　　"B"

4.00(.157)MIN

3.30±0.13
(.130±.005)

23.20±0.05
(.913±.002)

0.80±0.03
(.031±.001)

24.50(.965)TYP

32.80±0.05
(1.291±.002)

29.00±0.10
(1.142±.004)

63.60±0.10(2.504±.004)

1.00±0.10
(.039±.004)

3.70±0.13
(.146±.005)

23.20±0.05
(.913±.002)

32.80±0.05
(1.291±.002)

2.10±0.10
(.083±.004)

4.60±0.13
(.181±.005)

6.00±0.08
(.236±.003)

NOTCHES FULL R

Ø1.80±0.05
(Ø.071±.002)

2.10±0.10
(.083±.004)

Details of "A" part

2.50±0.10
(.098±.004)

NOTHES FULL R

4.00±0.10
(.157±.004)

1.50±0.10
(.059±.004)

4.60±0.13
(.181±.005)

Details of "B" part

0.60±0.05
(.024±.002)

0.25(.010)MAX　2.55(.100)MIN

© 1997 FUJITSU LIMITED M144005SC-1-2

Dimensions in mm (inches)

MB8504E064AA-60/-70/-60L/-70L

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220